Planar memory layouts suffer from physical scaling constraints and high bit-line resistance. Increasing vertical connectivity enables higher storage density without increasing the chip footprint.