Research
The 3D-PIC platform is decoupling from standard Silicon-on-Insulator (SOI) to bypass the thermal and scaling limits of planar silicon
1 / 8
A decisive pattern across the portfolio reveals that silicon is being relegated to a passive routing substrate, while active functions are moving into heterogeneous 3D stacks. In Waveguide Design, the center of gravity has shifted to "diagonal directional coupler elevators" for vertical energy transfer, while the Next-Gen Compute node is deploying PECVD-deposited isolation layers and vertical photonic vias to overcome planar footprint limits. This architectural shift is not merely a design preference but a thermal necessity: Fabrication records show that waveguide smoothing requires budgets near 1000°C, which would destroy temperature-sensitive active components like germanium detectors if integrated on the same plane.
Based on
- Waveguide & Component Designcluster
- Next-Gen Compute & Sensingcluster
- Fabrication & Foundry Scalingcluster